Introduction
Wireless sensor network (WSN) consists of distributed sensor nodes in the remote locations and are used to measure the sensor data in remote locations. It is widely used in environmental science, traffic control, disaster prediction, and municipal information infrastructure, etc. The popular application and the environment where WSN is used demand the integration of wireless transceivers in order to achieve lower cost, low power consumption and small size. Frequency synthesizer (FS) is integral in the transceiver circuit to provide local oscillator frequency. The VCO, being the most important part of phase locked loop (PLL) based frequency synthesizer, directly decides the PLL's performance.
For low-phase noise, the VCO is usually designed to have small VCO gain (K VCO ) [1] . With small K VCO , however, it is very difficult to cover the required frequency locking range. For this reason, it is common to provide the VCO with digitally controllable frequency tunability. In an LC-tank VCO, switchable capacitor bank is most widely used method [2] . To find the optimum frequency control code of LC-tank, an AFC is needed. However, the overall locking time of FS consists of AFC time and PLL locking time, and the larger number of AFC bit means the longer AFC time. So a fast AFC is inevitable to be designed.
A fast AFC loop with a low phase noise, low power consumption, and wide tuning range LC VCO for WSN is present in this paper. For low power consumption and low cost, the frequency of VCO is 4.8GHz~4.96GHz and a divider-by-two is designed after VCO to get 4 differential quadrature oscillator output at 2.4GHz~2.48GHz. In different environment, the required minimum amplitude of the input signal of divider is varied. In order to achieve the lowest power consumption, ACC is necessary to make the VCO work with the smallest current. To reduce the AFC time, two points of view should be considered. One is to reduce the AFC time by minimizing the number of comparisons and the other is increasing the comparison frequency [3] . In this work, we propose a fast AFC in the second method.
The paper is organized as below: The circuit design including the VCO, the ACC, the divider and the fast AFC are described in section1, the post simulated results are introduced in section 2 and section 3 offers some conclusions. f pre is the output of prescaler and f div is the output of N-Divider.
2．Circuits Structure

The VCO Design
The schematic of the LC-VCO is shown in Fig.2 . The VCO is based on complementary differential negative resistance structure. The cross-coupled pairs consist of NMOS transistors M1 and M2, and the PMOS transistors M3 and M4.
They generate the negative resistance to cancel the loss in the LC tank.
For low-phase noise, the VCO is usually designed to have small VCO gain (K VCO ) [1] . For this consideration, the designed K vco is 100MHz/V which is 4.96GHz. Switch capacitor array is commonly used in wide band VCO [4] [5] [6] . The 4-bit switch capacitor array, as shown in Fig.2 , is used in this paper. It will generate 16 frequency tuning curves with low K VCO and better linearity , which can effectively avoid process variation and frequency drifting problems.
Oscillator frequency f can be derived from the following equation:
C V is the capacitance of the accumulation-mode MOS varactor, and C T is the total capacitance of the capacitor array. To reduce current consumption and get a flexible bias current, switch resistor array, instead of the current source, is used in this paper [4] [6] . The bias current is controlled by the 6-bit switch resistor array in the top and the bottom of the VCO in Fig.2 . The highest current can be get When the switches is all on, and the lowest current can be get when just switch B1 is on.
The ACC Design
Cooperating with the resistor array, the ACC searches for the smallest current which can produce enough oscillation amplitude to drive the divide-by-two divider. As shown in Fig.1 , a reference voltage V ref must be set to be compared with signal V top , which reflects the amplitude of the VCO output. In every clock period, the bias current of the VCO will be enlarged till V top ≥ V ref . Thus, if a proper V ref is set according to divide-by-two frequency divider, the lowest power consumption is realized. This part consists of both analog and digital circuits. In most terrible situation, the calibration time is 63×T (T, clock period). The ACC power is cut off after the calibration is finished. 
The N-Divider Design
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The block diagram of the proposed AFC is shown in Fig.4 . When the error between two counts is less than 6 which is an acceptable error margin, the four bits switching signals SW1-SW4 are settled. The worst situation needs 4 times of calibration. 
3．LAYOUT AND POST SIMULATION RESULTS
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